

FEATURES

- Green-mode PFC and PWM operation
- No switching of PFC at light loads saves power
- Low start-up and operating current
- Innovative switching-charge multiplier-divider
- Multi-vector control for improved PFC output transient response
- Interleaved PFC/PWM switching
- Programmable two-level PFC output voltage
- Average-current-mode control for PFC
- Cycle-by-cycle current limiting for PFC/PWM
- PFC over-voltage and under-voltage protections
- PFC and PWM feedback open-loop protection
- Brownout protection
- Over-temperature protection

APPLICATIONS

- Switching Power Supplies with Active PFC
- High-Power Adaptors

DESCRIPTION

The highly integrated SG6902 is designed for power supplies with boost PFC and Flyback PWM. It requires very few external components to achieve green-mode operation and versatile protections. It is available in a 20-pin SOP package.


The patented interleave-switching feature synchronizes the PFC and PWM stages and reduces switching noise. At light loads, the switching frequency is continuously decreased to reduce power consumption. If output loading is further reduced, the PFC stage is turned off to further reduce power consumption.

For PFC stage, the proprietary multi-vector control scheme provides a fast transient response in a low-bandwidth PFC loop, in which the overshoot and undershoot of the PFC voltage are clamped. If the feedback loop is broken, the SG6902 shuts off PFC to prevent extra-high voltage on output. Programmable two-level output voltage control reduces the PFC output voltage at low line input to increase the efficiency of the power supply.

For the flyback PWM, the synchronized slope compensation ensures the stability of the current loop under continuous-conduction-mode operation. Built-in line-voltage compensation maintains a constant output power limit. Hiccup operation during output overloading is also guaranteed.


In addition, SG6902 provides protection functions, such as brownout and RI pin open/short protections.

TYPICAL APPLICATION






MARKING DIAGRAM





PIN CONFIGURATION



ORDERING INFORMATION

Part Number	Pb-Free	Package
SG6902SZ		20-pin SOP




PIN DESCIRPTIONS

Name	Pin No.	Туре	Function
			Line voltage detection. The pin is used for PFC multiplier, RANGE control of PFC
VRMS	1	Line Voltage Detection	output voltage, and brownout protection. For brownout protection, the controller is
			disabled after a delay time when the V _{RMS} voltage drops below a threshold.
			Reference setting. One resistor connected between RI and AGND determines the
RI	2	Oscillator Setting	switching frequency. The switching frequency is equal to [1560 / RI] kHz, where RI is
			in $k\Omega$. For example, if R_1 is $24k\Omega$, the switching frequency is $65kHz$.
OTP	3	Over-Temperature Protection	This pin supplies an over-temperature protection signal. A constant current is output from this pin. An external NTC thermistor must be connected from this pin to ground. The impedance of the NTC thermistor decreases whenever the temperature increases. Once the voltage of the OTP pin drops below the OTP threshold, the SG6902 is disabled.
		Output for DEC Current	This is the output of the PFC current error amplifier. The signal from this pin is
IEA	4	Output for PFC Current	compared with an internal sawtooth and determines the pulse width for PFC gate
		Amplifier	drive.
IDEO	_	Inverting Input for PFC	The inverting input of the PFC current error amplifier. Proper external compensation
IPFC	5	Current Amplifier	circuits result in excellent input power factor via average-current-mode control.
		Non-Invention Investigation DEC	The non-inverting input of the PFC current amplifier and also the output of multiplier.
IMP	6	Non-Inverting Input for PFC	Proper external compensation circuits will result in excellent input power factor via
		Current Amplifier	average-current-mode control.
ISENSE	7	Peak Current Limit Setting for PFC	The peak-current setting for PFC.
FBPWM	8	PWM Feedback Input	The control input for voltage-loop feedback of PWM stage. It is internally pulled high through a resistor. An external opto-coupler from secondary feedback circuit is usually connected to this pin.
			The current-sense input for the flyback PWM. Via a current sense resistor, this pin
IPWM	9	PWM Current Sense	provides the control input for peak-current-mode control and cycle-by-cycle current
			limiting.
AGND	10	Ground	Signal ground.
SS	11	PWM Soft-Start	During start-up, the SS pin charges an external capacitor with a 50 μ A (R _i =24k Ω) constant-current source. The voltage on FBPWM is clamped by SS during start-up. In the event of a protection condition occurring and/or PWM being disabled, the SS pin quickly discharges.
OPWM	12	PWM Gate Drive	The totem-pole output drive for the flyback PWM MOSFET. This pin is internally
OFVVIVI	12	F WWW Gate Drive	clamped under 18V to protect the MOSFET.
GND	13	Ground	Power ground.
OPFC	14	PFC Gate Drive	The totem-pole output drive for the PFC MOSFET. This pin is internally clamped under 18V to protect the MOSFET.
VDD	15	Supply	The power supply pin.
		11.7	Two-level output voltage setting for PFC. The PFC output voltage at low line can be
RANGE	16	PFC Output Voltage Control	reduced to improve efficiency. The RANGE pin is of high impedance while the V_{RMS}
			voltage is lower than a threshold.
OVP	17	PFC Over-Voltage Input	The PFC stage over-voltage input. The comparator disables the PFC output driver if the voltage at this input exceeds a threshold. This pin can be connected to FBPFC or it can be connected to the PFC boost output through a divider network.
EDDEO.	10	Voltage Feedback Input for	The feedback input for PFC voltage loop. The inverting input of PFC error amplifier.
FBPFC	18	PFC	This pin is connected to the PFC output through a divider network.
			The error amplifier output for PFC voltage feedback loop. A compensation network
VEA	19	Error Amplifier Output for	(usually a capacitor) is connected between this pin and ground. A large capacitor
		PFC Voltage Feedback Loop	value results in a narrow bandwidth and improves the power factor.
			Before start-up, this input is used to provide start-up current for V _{DD} . For normal
IAC	20	Input AC Current	operation, this input is used to provide current reference for the multiplier.



BLOCK DIAGRAM



SG6902

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value		Unit
V_{DD}	DC Supply Voltage*	25		V
I _{AC}	Input AC Current	2		mA
V_{HIGH}	OPWM, OPFC, IAC	-0.3 to +25.0		V
V_{LOW}	Others	-0.3 to +7.0		V
P_D	Power Dissipation at T _A < 50°C	SOP	1.15	W
$T_{\rm J}$	Operating Junction Temperature	-40 to +125		°C
T _{STG}	Storage Temperature Range	-55 to +150		°C
R _θ JC	Thermal Resistance (Junction-to-Case)	SOP	23.64	°C/W
TL	Lead Temperature (Wave Soldering or Infrared, 10 Seconds)	260		°C
ESD	Electrostatic Discharge Capability, Human Body Model	4.5		KV
EOD	Electrostatic Discharge Capability y, Machine Model	250		V

^{*}All voltage values, except differential voltages, are given with respect to GND pin.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
T _A	Operating Ambient Temperature*	-30 to +85	°C

^{*}For proper operation.

ELECTRICAL CHARACTERISTICS

V_{DD}=15V, T_A=25°C unless otherwise noted.

V_{DD} Section

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
$V_{\text{DD-OP}}$	Continuously Operating Voltage		7		20	V
I _{DD-ST}	Start-up Current	V _{TH-ON} -0.16V	1/	10	25	μΑ
I _{DD-OP}	Operating Current	OPFC, OPWM Open, R _i =24kΩ		6	10	mA
V _{TH-ON}	Start Threshold Voltage		15	16	17	V
V_{DD-MIN}	Minimum Operating Voltage		9	10	11	V
$V_{\text{DD-OVP}}$	V _{DD} OVP Threshold		23.5	24.5	25.5	V
$T_{VDD\text{-}OVP}$	Debounce Time of V _{DD} OVP	R_i =24k Ω	8		25	μs
$V_{DD\text{-}TH\text{-}G}$	V _{DD} Low-Threshold Voltage to Exit		$V_{\text{DD-MIN}}$	$V_{DD\text{-MIN}}$	V_{DD-MIN}	V
	Green-off Mode		+0.9	+1.5	+2.1	V

^{*}Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device.



Oscillator & Green-Mode Operation

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{RI}	RI Voltage		1.176	1.200	1.224	V
Fosc	PWM Frequency	R _I =24kΩ	62	65	68	KHz
Fosc-minfreq	Minimum Frequency in Green Mode	$R_i=24k\Omega$	18.0	20.0	22.5	KHz
RI	RI Pin Resistance Range		15		47	ΚΩ
RI _{OPEN}	RI Pin Open Protection If RI> RI _{open} , SG6902 Turns Off			200		ΚΩ
RI _{SHORT}	RI Pin Short Protection If RI< RI _{short} , SG6902 Turns Off			2		ΚΩ

VRMS for UVP and RANGE

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{RMS-UVP-1}	RMS AC Voltage Under-Voltage Protection Threshold (with T _{UVP} Delay)		0.75	0.80	0.85	V
V _{RMS-UVP-2}	Recovery Level on VRMS			V _{RMS-UVP-1} +0.18V	V _{RMS-UVP-1} +0.2V	v
T _{D-PWM}	When UVP Occurs, Interval from PFC Off to PWM Off	R _I =24kΩ	T _{UVP-Min} +		T _{UVP-Min} + 14	ms
T _{UVP}	Under-Voltage Protection Delay Time*	R _i =24kΩ	150	195	240	ms
V_{RMS-H}	High V _{RMS} Threshold for RANGE Comparator		1.90	1.95	2.00	V
V_{RMS-L}	Low V _{RMS} Threshold for RANGE Comparator		1.55	1.60	1.65	V
T _{RANGE}	Range Enable Delay Time	R _i =24kΩ	145	170	200	ms
V_{OL}	Output Low Voltage of RANGE Pin	I _o =1mA			0.5	V
I _{OH}	Output High Leakage Current of RANGE Pin	RANGE=5V			50	nA

^{*} No delay for start-up.

PFC STAGE

Voltage Error Amplifier

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V_{REF}	Reference Voltage		2.95	3.00	3.05	V
Av _{-PFC} *	Open-Loop Gain		4	60	/	dB
Zo*	Output Impedance			110		ΚΩ
OVP_{PFC}	PFC Over Voltage Protection (OVP Pin)		3.20	3.25	3.30	٧
$\triangle OVP_{PFC}$	PFC Feedback Voltage Protection Hysteresis		60	90	120	mV
T _{OVP-PFC}	Debounce Time of PFC OVP	R _i =24kΩ	40	70	120	μs
V _{FBPFC-H}	Clamp-High Feedback Voltage		3.10	3.15	3.20	٧
G _{FBPFC-H} *	Clamp-High Gain			0.5		mA/V
$V_{FBPFC-L}$	Clamp-Low Feedback Voltage		2.75	2.85	2.90	٧
G _{FBPFC-L} *	Clamp-Low Gain			6.5		mA/mV
I _{FBPFC-L}	Maximum Source Current		1.5	2.0		mA
I _{FBPFC-H}	Maximum Sink Current		70	110		μA
UVP _{FBPFC}	PFC Feedback Under-Voltage Protection		0.35	0.40	0.45	V
V _{FBHIGH}	FB Open Voltage		6	7	8	V
T _{UVP-PFC}	Debounce Time of PFC UVP	$R_i=24k\Omega$	40	70	120	μs

^{*} Not tested in production.



Current Error Amplifier

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{OFFSET}	Input Offset Voltage			8		mV
A _I ^{*1}	Open-Loop Gain			60		dB
BW ^{*1}	Unit Gain Bandwidth			1.5		MHz
CMRR*1	Common Mode Rejection Ratio	V _{CM} =0 to +1.5V		70		dB
$V_{\text{OUT-HIGH}}$	Output High Voltage		3.2			V
V _{OUT-LOW}	Output Low Voltage				0.2	V
I_{MR1}, I_{MR2}	Reference Current Source	$R_{I}=24k\Omega (I_{MR}=20+I_{RI}=0.8)$	50		70	μΑ
IL	Maximum Source Current			3		mA
I _H	Maximum Sink Current			0.25		mA

Peak Current Limit

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
l _P	Constant Current Output	R _I =24kΩ	90	100	110	μΑ
V_{PK}	Peak Current Limit Threshold Voltage	V _{RMS} =1.05V	0.15	0.20	0.25	V
V PK	Cycle-by-Cycle Limit (V _{SENSE} < V _{PK})	V _{RMS} =3V	0.35	0.40	0.45	V
T _{PD-PFC}	Propagation Delay				200	ns
T _{BNK-PFC}	Leading-Edge Blanking Time		270	350	450	ns

Multiplier

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I _{AC}	Input AC Current	Multiplier Linear Range	0		360	μΑ
V _{DROP}	Voltage Drop from the IAC Pin to VDD	I _{AC} =240μA			3.5	V
I _{MO-MAX} *1	Maximum Multiplier Current Output	R _i =24 kΩ		250		μΑ
I _{MO-1}	Multiplier Current Output (Low-line, High-power)	$V_{RMS}=1.05V; I_{AC}=90\mu A; V_{EA}=7.5V; R_{I}=24k\Omega$	200	250	280	μΑ
I _{MO-2}	Multiplier Current Output (High-line, High-power)	$V_{RMS}=3V; I_{AC}=264\mu A; V_{EA}=7.5V; R_{I}=24k\Omega$	65	85		μΑ
V _{IMP}	Voltage of IMP Open		3.4	3.9	4.4	V

PFC Output Driver

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{Z-PFC}	Output Voltage Maximum (Clamp)	V _{DD=} 20V		16	18	V
T _{PFC}	Interval OPFC Lags Behind OPWM at Start-up	R _i =24kΩ	9.0	11.5	14.0	ms
V _{OL-PFC}	Output Voltage Low	V _{DD=} 15V; I _O =100mA			1.5	V
V _{OH-PFC}	Output Voltage High	V _{DD=} 13V; I _O =100mA	8			V
T _{R-PFC}	Rising Time	$V_{DD=}$ 15V; $C_{L=}$ 5nF; OPFC=2V to 9V	40	70	120	ns
T _{F-PFC}	Falling Time	$V_{DD=}$ 15V; $C_{L=}$ 5nF; OPFC=9V to 2V	40	60	110	ns
DC _{MAX-PFC}	Maximum Duty Cycle		93		98	%



PWM STAGE

FBPWM

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
A _{v-PWM}	FB to Current Comparator Attenuation		2.5	3.1	3.5	V/V
Z _{FB} *	Input Impedance		4	5	7	ΚΩ
I _{FB}	Maximum Source Current		8.0	1.2	1.5	mA
FB _{OPEN-LOOP}	PWM Open-Loop Protection Threshold		4.2	4.5	4.8	V
T _{OPEN-PWM}	PWM Open-Loop Protection Delay Time	$R_i=24k\Omega$	45	56	70	ms
V _{PFC-OFF1}	PFC Off Voltage at FBPWM	RANGE=Ground		V _G +0.2V		V
V _{PFC-OFF2}	PFC Off Voltage at FBPWM	RANGE=Open		V _G +0.2V		V
T _{PFC-OFF}	PFC Off Delay Time	R_I =24k Ω	500	650	800	ms
V _{PFC-ON 1.6}	PFC On Voltage at FBPWM	RANGE=Ground V _{RMS} =1.6V		V _G +0.35 V		V
V _{PFC-ON 2.85}	PFC On Voltage at FBPWM	RANGE=Ground V _{RMS} =2.85V		V _G +0.35		V
V _{PFC-ON 0.8}	PFC On Voltage at FBPWM	RANGE=Open V _{RMS} =0.8V		V _G +0.85 V		V
V _{PFC-ON 1.95}	PFC On Voltage at FBPWM	RANGE=Open V _{RMS} =1.95V	V	V _G +0.5V		V
V _N	Frequency Reduction Threshold on FBPWM	RANGE=Ground	1.9	2.1	2.3	V
S _G ^{*1}	Green-Mode Modulation Slope		60	75	90	Hz/V
V _G	Voltage on FBPWM at F _s =20KHz		1.35	1.60	1.75	V

^{*} Not tested in production.

PWM-Current Sense

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
T _{PD-PWM}	Propagation Delay to Output		60		120	ns
V _{LIMIT-1}	Peak Current Limit Threshold Voltage1 RANGE=Open		0.65	0.70	0.75	V
$V_{LIMIT-2}$	Peak Current Limit Threshold Voltage2	RANGE=Ground	0.60	0.65	0.70	V
T _{BNK-PWM}	Leading-Edge Blanking Time		270	350	450	ns
$ riangle V_{SLOPE}$	Slope Compensation		0.45	0.50	0.55	V

PWM Output Driver

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V_{Z-PWM}	Output Voltage Maximum (Clamp)	Output Voltage Maximum (Clamp) V _{DD=} 20V		16	18	V
$V_{\text{OL-PWM}}$	Output Voltage Low V _{DD=} 15V; I _O =100mA				1.5	V
V _{OH-PWM}	Output Voltage High	V _{DD=} 13V; I _O =100mA	8			V
T _{R-PWM}	Rising Time	V_{DD} =15V; C_L =5nF; OPWM=2V to 9V	30	60	120	ns
T _{F-PWM}	V _{DD=} 15V: C _{L=} 5nF: OPWM=9V to		30	50	110	ns
DC _{MAX-PWM}	Maximum Duty Cycle		73	78	83	%

SG6902

OTP Section

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I _{OTP}	OTP Pin Output Current	$R_i=24k\Omega$	90	100	11	μΑ
$V_{OTP-OFF}$	OTP Threshold Voltage		1.15	1.20	1.25	V
V _{OTP-ON}	Recovery Level on OTP		1.35	1.40	1.45	V
T _{OTP}	OTP Debounce Time	$R_i=24k\Omega$	8		25	μs


Soft-Start Section


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I _{SS}	Constant Current Output for Soft-Start	$R_i=24k\Omega$	44	50	56	μΑ
R _D *	Discharge R _{DSON}			470		Ω


^{*} Not tested in production.





TYPICAL CHARACTERISTICS












































































OPERATION DESCRIPTION

The highly integrated SG6902 is designed for power supplies with boost PFC and flyback PWM. It requires very few external components to achieve green-mode operation and versatile protections / compensation.

The patented interleave-switching feature synchronizes the PFC and PWM stages and reduces switching noise. At light loads, the switching frequency is continuously decreased to reduce power consumption. If output loading is reduced, the PFC stage is turned off to further reduce power consumption.

The PFC function is implemented by average-current-mode control. The patented switching charge multiplier-divider provides a high-degree noise immunity for the PFC circuit. The proprietary multi-vector output voltage control scheme provides a fast transient response in a low-bandwidth PFC loop, in which the overshoot and undershoot of the PFC voltage are clamped. If the feedback loop is broken, the SG6902 shuts off PFC to prevent extra-high voltage on output. Programmable two-level output voltage control reduces the PFC output voltage at low line input to increase the efficiency of the power supply.

For the flyback PWM, the synchronized slope compensation ensures the stability of the current loop under continuous-mode operation. Built-in line-voltage compensation maintains constant output power limit. Hiccup operation during output overloading is also guaranteed. To prevent the power supply from drawing large current during start-up, the start-up for PFC stage is delayed 11.5ms after the operation of PWM stage.

In addition, SG6902 provides complete protection functions, such as brownout, over-voltage, and RI pin open/short protections.

Start-up

Figure 1 shows the start-up circuit of the SG6902. A resistor R_{AC} is utilized to charge V_{DD} capacitor through S1. The turn-on and turn-off thresholds are fixed internally at 16V/10V. During start-up, the hold-up capacitor must be charged to 16V through the start-up resistor to enable SG6902. The hold-up capacitor continues to supply V_{DD} before the energy can be delivered from auxiliary winding of the main transformer. V_{DD} must not drop below 10V during this start-up process. This UVLO hysteresis window ensures that hold-up capacitor is adequate to

supply V_{DD} during start-up. Since SG6902 consumes less than $25\mu A$ start-up current, the value of R_{AC} can be large to reduce power consumption. One $10\mu F$ capacitor should hold enough energy for successful start-up. After start-up, S1 switches so that the current I_{AC} is the input for PFC multiplier. This helps reduce circuit complexity and power consumption.




FIG.1 Start-up Circuit

Switching Frequency and Current

Sources

The switching frequency can be programmed by resistor R_I connected between RI and GND. The relationship is:

$$F_{OSC} = \frac{1560}{R_{L}(k\Omega)}(kHz) - \dots$$
 (1)

For example, a $24k\Omega$ resistor for R_I results in a 65kHz switching frequency. Accordingly, a constant current, I_T , flows through R_I :

$$I_T = \frac{1.2V}{R_L (k\Omega)} (mA)$$
(2)

I_T is used to generate internal current reference.



Line-Voltage Detection (VRMS)

Figure 2 shows a resistive divider with low-pass filtering for line-voltage detection on the VRMS pin. The V_{RMS} voltage is used for the PFC multiplier, brownout protection, and range control.

For brownout protection, the SG6902 is disabled with 195ms delay time if the voltage V_{RMS} drops below 0.8V.

For PFC multiplier and range control, refer to the sections below for details.




FIG.2 Line-Voltage Detection Circuit

PFC Output Voltage Control (RANGE)

For a universal input $(90V_{AC} \sim 264V_{AC})$ power supplies applying active boost PFC and flyback as a second stage, the output voltage of PFC is usually designed around 250V at low line and 390V at high line. This is to improve efficiency at low-line input. In SG6902, the RANGE pin (open-drain structure) is used for the two-level output voltage setting.

Figure 3 shows the RANGE output that programs the PFC output voltage. The RANGE output is shorted to ground if the V_{RMS} voltage exceeds 1.95V while high impedance (open) and the V_{RMS} voltage drops below 1.6V. The output voltages can be designed using below equations:

$$\begin{split} & \text{Range} = \text{Open} \Rightarrow \text{Vo} = \frac{R_A + R_B}{R_B} \times 3\text{V} \\ & \text{Range} = \text{Ground} \Rightarrow \text{Vo} = \frac{R_A + \left(R_B /\!\!/ R_C\right)}{\left(R_B /\!\!/ R_C\right)} \times 3\text{V} \end{split} \tag{3}$$




FIG.3 Range Control Two-Level Output Voltage

Interleave Switching and Green-Mode

Operation

The SG6902 uses interleaved switching to synchronize the PFC and flyback stages, which reduces switching noise and spreads the EMI emissions. Figure 4 shows off-time, T_{OFF}, inserted between the turn-off of the PFC gate drive and the turn-on of the PWM.

The off-time T_{OFF} is increased in response to the decreasing of the voltage level of FBPWM. Therefore, the PWM switching frequency is continuously decreased to reduce switching losses. To further reduce power losses under extra light-load conditions, the PFC stage is turned off with a 650ms delay time.




FIG.4 Interleaved Switching Pattern




FIG.5 Average-Current-Mode Control Loop

PFC Operation

The purpose of a boost active power factor corrector (PFC) is to shape the input current of a power supply. The input current waveform and phase follow that of the input voltage. Average-current-mode control is utilized for continuous-current-mode operation for the PFC booster. With the innovative multi-vector control for voltage loop and switching charge multiplier-divider for current reference, excellent input power factor is achieved with good noise immunity and transient response. Figure 5 shows the total control loop for the average-current-mode control circuit of SG6902.

The current source output from the switching charge multiplier-divider can be expressed as:

$$I_{MO} = K \times \frac{I_{AC} \times V_{EA}}{V_{RMS}^2} (\mu A) \qquad (4)$$

 I_{IMP} , the current output from the IMP pin, is the summation of I_{MO} and I_{MR1} . I_{MR1} and I_{MR2} are identical fixed-current sources. R_2 and R_3 are also identical. They are used to pull high the operating point of the IMP and IPFC pins since the voltage across R_S goes negative with respect to ground. The constant current sources I_{MR1} and I_{MR2} are typically $60\mu A$.

Through the differential amplification of the signal across R_S , better noise immunity is achieved. The output of I_{EA} is compared with an internal sawtooth and the pulse width for PFC is determined. Through the average current-mode control loop, the input current, I_S is proportional to I_{MO} .

$$I_{MO} \times R_2 = I_S \times R_S - \dots$$
 (5)

According to Equation 5, the minimum value of R_2 and maximum of R_S can be determined, because I_{MO} should not exceed the specified maximum value.

There are different concerns in determining the value of the sense resistor R_S . The value of R_S should be small enough to reduce power consumption, but large enough to maintain the resolution. A current transformer (CT) can improve the efficiency of high-power converters.

To achieve good power factor, the voltage for V_{RMS} and V_{EA} should be kept as DC as possible, according to Equation 4. Good RC filtering for V_{RMS} and narrow bandwidth (lower than the line frequency) for voltage loop are suggested for better input current shaping. The transconductance error amplifier has output impedance Z_{O} (>90k Ω) and a capacitor C_{EA} (1 μ F \sim 10 μ F) that should be connected to ground (as shown in Figure 5). This establishes a dominant pole f1 for the voltage loop:

$$f_1 = \frac{1}{2\pi \times R_0 \times C_{F\Delta}} \qquad (6)$$

The average total input power can be expressed as:

$$\begin{aligned} &\text{Pin} = V_{\text{IN(rms)}} \times I_{\text{IN(rms)}} \\ &\propto V_{\text{RMS}} \times I_{\text{MO}} \\ &\propto V_{\text{RMS}} \times \frac{I_{\text{AC}} \times V_{\text{EA}}}{V_{\text{RMS}}^2} \\ &\sim V_{\text{RMS}} \times \frac{\frac{V_{\text{in}}}{R_{\text{AC}}} \times V_{\text{EA}}}{V_{\text{RMS}}^2} \\ &= \sqrt{2} \times \frac{V_{\text{EA}}}{R_{\text{AC}}} \end{aligned}$$
(7)

V_{EA}, the output of the voltage error amplifier, controls the total input power and the power delivered to the load.

Multi-vector Error Amplifier

The voltage-loop error amplifier is transconductance, which has high output impedance (> $90k\Omega$). A capacitor C_{EA} ($1\mu \sim 10\mu F$) connected from VEA to ground provides a dominant pole for the voltage loop. Although the PFC stage has a low bandwidth voltage loop for better input power factor, the innovative multi-vector error amplifier provides a fast transient response to clamp the overshoot and undershoot of the PFC output voltage.

Figure 6 shows the block diagram of the multi-vector error amplifier. When the variation of the feedback voltage exceeds $\pm 5\%$ of the reference voltage, the transconductance error amplifier adjusts its output impedance to increase the loop response. If R_A is opened, SG6902 shuts off immediately to prevent extra-high voltage on the output capacitor.




FIG.6 Multi-vector Error Amplifier

PFC Over-Voltage Protection (OVP)

When the OVP feedback voltage exceeds the over-voltage threshold, the SG6902 inhibits the PFC switching signal. This protection also prevents the PFC power converter from operating abnormally while the FBPFC pin is open.

Cycle-by-Cycle Current Limiting

SG6902 provides cycle-by-cycle current limiting for both PFC and PWM stages. Figure 7 shows the peak current limit for the PFC stage. The PFC gate drive is terminated once the voltage on the ISENSE pin goes below V_{PK} .

The voltage of V_{RMS} determines the voltage of V_{PK} . The relationship between V_{PK} and V_{RMS} is shown in Figure 7.

The amplitude of the constant current, I_P , is determined by the internal current reference, I_T , according to the following equation:

$$I_{P} = 2 \times I_{T} = 2 \times \frac{1.2V}{R_{I}}$$
 -----(8)

The peak current of the I_S is given by $(V_{RMS} < 1.05V)$:

$$I_{S_peak} = \frac{(I_p \times R_p) - 0.2V}{R_c} \qquad (9)$$




FIG.7 V_{RMS} Controlled Current Limiting

Flyback PWM and Slope Compensation

As shown in Figure 8, peak-current-mode control is utilized for flyback PWM. The SG6902 inserts a synchronized 0.5V ramp at the beginning of each switching cycle. This built-in slope compensation ensures stable operation for continuous-current-mode operation.

When the IPWM voltage, across the sense resistor, reaches the threshold voltage, 0.65V or 0.7V selected by RANGE, the OPWM is turned off after a small propagation delay, $T_{\text{PD-PWM}}$. This propagation delay introduces additional current, proportional to $T_{\text{PD-PWM}} \bullet V_{\text{PFC}} / L_p$, where V_{PFC} is the output voltage of PFC and L_p is the magnetized inductance of the flyback transformer. Since the propagation delay is nearly constant, higher V_{PFC} results in a larger additional current



and the output power limit is higher than under low V_{PFC} . To compensate for this variation, the peak current threshold is modulated by the RANGE output. When RANGE is shorted to GND, the PFC output voltage is high and the corresponding threshold is 0.65V. When RANGE is opened, the PFC output voltage is low and the corresponding threshold is 0.7V.




FIG.8 Peak Current Control Loop

Limited Power Control

Every time the output of power supply is shorted or overloaded, the FBPWM voltage increases. If the FB voltage is higher than a designed threshold, 4.5V, for longer than 56ms, the OPWM is turned off. As OPWM is turned off, the supply voltage $V_{\rm DD}$ begins decreasing.

When $V_{\rm DD}$ is lower than the turn-off threshold, such as 10V, SG6902 is totally shut down. Due to the start-up resistor, $V_{\rm DD}$ is charged up to the turn-on threshold voltage, 16V, until enabled again. If the overloading condition persists, the protection occurs repeatedly to prevent the power supply from being overheated during overloading condition.

Over-Temperature Protection (OTP)

SG6902 provides an OTP pin for over-temperature protection. A constant current is output from this pin. If $R_{\rm I}$ is equal to $24k\Omega$, the magnitude of the constant current is $100\mu A.$ An external NTC thermistor must be connected from this pin to ground, as shown as Figure 9. When the OTP voltage drops below 1.2V, SG6902 is disabled until the OTP voltage exceeds 1.4V.




Fig.9 OTP Function

Soft-Start

During start-up of PWM stage, the SS pin charges an external capacitor with a constant current source. The voltage on FBPWM is clamped by SS voltage during start-up. In the event of a protection condition and/or PWM being disabled, the SS pin quickly discharges.

Gate Drivers

SG6902 output stage is a fast totem-pole gate driver. The output driver is clamped by an internal 18V Zener diode to protect the power MOSFET.



PCB Layout

SG6902 has two ground pins. Good high-frequency or RF layout practices should be followed. Avoid long PCB traces and component leads. Locate decoupling capacitors near the SG6902. A resistor (5 $\sim 20\Omega)$ is recommended, connected in series from the OPFC and OPWM, to the gate of the MOSFET.

Isolating the interference between the PFC and PWM stages is also important. Figure 10 shows an example of the PCB layout. The *ground trace* connected from the AGND pin to the decoupling capacitor should be low impedance and as short as possible. The *ground trace 1* provides a signal ground and should be connected directly to the decoupling capacitor V_{DD} and/or to the AGND pin. The *ground trace 2* shows that the AGND pins should connect to the PFC output capacitor C_O independently.

The ground trace 3 is independently tied from the PGND to the PFC output capacitor C_0 . The ground in the output capacitor C_0 is the major ground reference for power switching. To provide a good ground reference and reduce switching noise of both the PFC and PWM stages, the ground traces 6 and 7 should be located very near and be low impedance.

The IPFC pin is connected directly to R_S through R_3 to improve noise immunity (do not incorrectly connect to ground trace 2). The IMP and ISENSE pins should be connected directly via the resistors R_2 and R_P to another terminal of R_S . Because the *ground trace 4 and 5* are PFC and PWM stages of the current loop, they should be as short as possible.






Fig. 10 Layout Considerations

REFERENCE CIRCUIT





PACKAGE INFORMATION 20 PINS – PLASTIC SOP (S)



Dimensions:

Symbol	Millimeter			Inch		
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
Α	2.362		2.642	0.093		0.104
A1	0.101		0.305	0.004		0.012
A2	2.260		2.337	0.089		0.092
b		0.406			0.016	
С		0.203			0.008	
D	12.598		12.903	0.496		0.508
Е	7.391		7.595	0.291		0.299
е		1.270			0.050	
Н	10.007		10.643	0.394		0.419
L	0.406		1.270	0.016		0.050
F		0.508X45°			0.020X45°	
у			0.101			0.004
θ \bullet	0°		8°	0°		8°







TRADEMARKS

The following are registered and unregistered trademarks and service marks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx[®]
Build it Now™
CorePLUS™
CROSSVOLT™
CTL™
Current Transfer Logic™
EcoSPARK®
Fairchild®
Fairchild Semiconductor®
FACT Quiet Series™

Fairchild[®]
Fairchild Semiconductor[®]
FACT Quiet Series ™
FACT[®]
FAST[©]
FastvCore™
FPS™
FRFET[®]
Global Power Resourcesm

Green FPS™
Green FPS™ e-Series™
GTO™
i-Lo™
IntelliMAX™
ISOPLANAR™
MegaBuck™
MICROCOUPLER™
MicroFET™

MICROCOUPLEH
MICROCOUPLEH
MICROPAK™
MillerDrive™
Motion-SPM™
OPTOLOGIC®
OPTOPLANAR®
®
PDP-SPM™
Power220®

Power247[®]
POWEREDGE[®]
Power-SPM™
PowerTrench[®]
Programmable Active Droop™
QFET[®]
QS™
QT Optoelectronics™
Quiet Series™
RapidConfigure™
SMART START™
SPM[®]
STEALTH™
SuperFET™

SuperSOT™-3

SuperSOT™-6

The Power Franchise ®

Welf
franchise
TinyBoost™
TinyBuck™
TinyLogic®
TINYOPTO™
TinyPower™
TinyPWM™
TinyPWM™
TinyWire™
µSerDes™
UHC®
UniFET™
VCX™

SuperSOT™-8

SyncFET™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.

Rev. I31